

said third edge being connected to a first end of said first edge and first end of said second edge, said third edge extending in a direction perpendicular to a direction in which said first and second edges extend,

 D
said active area having a fourth edge connected to a second end opposite from said first end of said first edge, said fourth edge being parallel to said third edge, said fourth edge extending in a direction opposite from said second edge,

 said at least one MOS transistor including

 a first MOS transistor having a first gate electrode, and

 a second MOS transistor having a second gate electrode,

 said first gate electrode extending in a direction perpendicular to the direction in which said fourth edge extends, said first gate electrode having a first end extending beyond said fourth edge over said insulation film,

 said second gate electrode extending in a direction perpendicular to the direction in which said third edge extends, said second gate electrode having a first end extending beyond said third edge over said insulation film,

 said first gate electrode beyond said fourth edge being defined by having a first length from said fourth edge to said first end thereof, said second gate electrode beyond said third edge being defined by having a second length from said third edge to said first end thereof, the length of said second gate electrode being greater than the length of said first gate electrode.

M&E1 19. (Amended) A method of manufacturing a semiconductor device including an active area with at least one MOS transistor to be formed therein, and an insulation film for defining said active area, based on layout design comprising the steps of:

- (a) configuring said active area to have a recess in plan configuration; and
(b) configuring a first MOS transistor having a first gate electrode and a second

D2 MOS transistor having a second gate electrode on said active area,

said step (a) including the steps of

configuring said recess to be defined by first, second and third edges, said first and second edges being parallel to each other, with said insulation film positioned therebetween,

said third edge being connected to a first end of said first edge and a first end of said second edge, said third edge extending in a direction perpendicular to a direction in which said first and second edges extend, and

configuring a fourth edge connected to a second end opposite from said first end of said first edge, said fourth edge being parallel to said third edge, said fourth edge extending in a direction opposite from said second edge,

said step (b) including the steps of

configuring said first gate electrode to extend in a direction perpendicular to the direction in which said fourth edge extends and to have a first end extending beyond said fourth edge over said insulation film, and

configuring said second gate electrode to extend in a direction perpendicular to the direction in which said third edge extends and to have a first end extending beyond said third edge over said insulation film,

(D2) said first gate electrode beyond said fourth edge being defined by having a first length from said fourth edge to said first end thereof, said second gate electrode beyond said third edge being defined by having a second length from said third edge to said first end thereof, the length of said second gate electrode being greater than the length of said first gate electrode.